Method For Providing A Low Temperature Curable Gallium Alloy For Multichip Module Substrates by Bhattacharya, Swapan K. & Baldwin, Daniel F.
(12) United States Patent 
Bhattacharya et al. 
(54) METHOD FOR PROVIDING A LOW 
TEMPERATURE CURABLE GALLIUM 
ALLOY FOR MULTICHIP MODULE 
SUBSTRATES 
(75) Inventors: Swapan K. Bhattacharya, Cumming, 
GA (US); Daniel F. Baldwin, 
Woodstock, GA (US) 
(73) Assignee: Georgia Tech Research Corp., Atlanta, 
GA(US) 
( *) Notice: Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 0 days. 




Prior Publication Data 
US 2001/0044206 Al Nov. 22, 2001 
Related U.S. Application Data 
(60) Provisional application No. 60/182,699, filed on Feb. 15, 
2001. 
(51) Int. Cl.7 .................................................. C21D 3/00 
(52) U.S. Cl. ....................... 148/516; 148/400; 420/555; 
228/37; 438/637 
(58) Field of Search ................................. 148/400, 516; 
(56) 
420/555; 228/37; 438/637 
References Cited 















Ohasawa et al. ........... 148/400 
MacKay ..................... 420/555 
Ozimek ...................... 420/526 
McKay ....................... 420/525 
Magnuson et al. ......... 430/314 
Itagaki et al. ............... 428/209 
Baldwin et al. . . . . . . . . . . . . 257 /737 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
US006554923B2 
(10) Patent No.: 
(45) Date of Patent: 
US 6,554,923 B2 
Apr. 29, 2003 
OTHER PUBLICATIONS 
Deshmukh et al., "Gallium Alloy Interconnects for 
Flip-Chip Assembly Applications," IEEE Electronic Com-
ponents and Technology Conference, 1996, pp. 1143-1150. 
Baldwin, Daniel F.; Deshmukh, Rajan D.; and Hau, Chris-
tine S., "Gallium Alloy Interconnects For Flip-Chip Assem-
bly Applications." 1996 Electronic Components and Tech-
nology Conference, pp. 1143-1150. 
Bhattacharya, S. K. and Baldwin, D. F., "A low temperature 
processable ternary gallium alloy via filling application in 
microelectronic packaging." Journal of Materials Science: 
Materials in Electronics 11 (2000), pp. 653-656. 
Bhattacharya, Swapan K. and Baldwin, Daniel F., "Gallium 
alloy breakthrough for via-filling application." Advanced 
Packaging, Sep. 2000, pp. 61-64. 
C. MacKay and G. Schuldt "Applications of Amalgams in 
Micoelectronic Bonding", Proceedings of the 7th Electron-
ics Materials and Processing Congress, Cambridge, Massa-
chusetts, Aug. 1992, pp. 141-147. 
T. Dolbear, "Liquid metal pastes for thermal connections", 
Proceedings of the 7th Electronics Materials and Processing 
Congress, Cambridge, Massachusetts, Aug. 1992, pp. 
133-139. 
(List continued on next page.) 
Primary Examiner---Sikyin Ip 
(74) Attorney, Agent, or Firm-Thomas, 
Horstemeyer & Risley 
(57) ABSTRACT 
Kayden, 
A system and method for providing via-hole filling for 
microelectronic interconnections, is disclosed. Gallium 
metal is melted and mixed with a measured amount of 
copper and nickel, thereby creating a gallium alloy. Via 
holes are drilled within a substrate and filled with the 
gallium alloy. Excess gallium alloy is removed from the 
substrate. The substrate, having the filled via-holes therein, 
is then cured within the temperature range of room tem-
perature to approximately 200 degrees Celsius. The gallium 
alloy may also be used for printing interconnect lines on a 
board surface. 
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1 
METHOD FOR PROVIDING A LOW 
TEMPERATURE CURABLE GALLIUM 
ALLOY FOR MULTICHIP MODULE 
SUBSTRATES 
2 
Generally, the present invention can be viewed as pro-
viding a method for via-hole filling. In this regard, the 
method can be broadly summarized by the following steps: 
melting gallium metal; mixing the melted gallium metal 
CROSS-REFERENCES TO RELATED 
APPLICATIONS 
This application claims the benefit of U.S. Provisional 
Application Number 60/182,699, filed Feb. 15, 2000, which 
is incorporated herein by reference in its entirety. 
5 with a measured amount of copper and nickel, thereby 
creating a gallium alloy; drilling via-holes within a sub-
strate; filling the via-holes with gallium alloy; removing 
excess gallium alloy from the substrate; and curing the 
substrate having the filled via-holes. 
10 The invention has numerous advantages, a few of which 
FIELD OF THE INVENTION 
are delineated hereafter as examples. Note that the embodi-
ments of the invention, which are described herein, possess 
one or more, but not necessarily all, of the advantages set out 
hereafter. One advantage of the invention is that it provides 
The present invention relates generally to microchip 
packaging, and more particularly, to a system and method 
for providing a ternary gallium alloy that may be used for 
via-hole filling and for providing interconnects for micro-
electronic high density packaging interconnections. 
15 for easy printing at room temperature. 
Another advantage is that it provides an improved via-
hole fill that bonds to via side walls and expands with curing. 
BACKGROUND OF THE INVENTION 
With advancements in technology, new requirements have 
developed for microchip packaging. Among theses new 
requirements are a need for higher circuit density, fine line 
resolution, mixed signal circuitry, resistance to higher tem-
peratures and resistance to severe environmental effects. 
Another advantage is that it provides better yield for 
20 
through hole interconnections. 
Other features and advantages of the present invention 
will become apparent to one of reasonable skill in the art 
upon examination of the following drawings and detailed 
description. It is intended that all such additional features 
Very large-scale integrated circuits (VLSI) use multilevel 
circuit interconnections to provide high density and reliabil-
25 and advantages be included herein within the scope of the 
present invention as described by the claims. 
ity in a compact structure. During fabrication, a layer of 
metallization is deposited on a silicon wafer and conductors 
are etch defined. A layer of dielectric is then deposited and 30 
windows, or via-holes, are etched through the dielectric to 
connect points on the metallization. The next layer of 
metallized conductors is then applied to form interconnec-
tions. 
One of the major contributors to effective microchip 35 
packaging, and therefore responsible for satisfying the new 
requirements, is via-hole filling. Conductive polymer pastes 
are widely used as via-hole filling materials for microelec-
tronic interconnections. Unfortunately, these polymer-based 
pastes have low electrical and thermal conductivity, which 40 
contributes to higher electrical via resistance. In addition, 
the polymer produces shrinkage voids during curing of host 
polymers. These shrinkage voids result in poor yield and 
interfacial adhesion to via-hole side walls. 
Metallic amalgams have been used as interconnect mate- 45 
rial in the microelectronics packaging industry. The amal-
gams are mechanically alloyed mixtures of a liquid metal 
with other metallic powders formed at room temperature. As 
known in the art, the first stage of the amalgamation is the 
wetting of the powdered metal particles by the liquid metal 50 
and is achieved by an amalgamation process such as, but not 
limited to, tumbling or mixing with a mortar and pestle. The 
second step is the mechanical alloying process where the 
liquid metal penetrates through the skin of the metal par-
ticles thereby forming inter-metallic compounds. The pri- 55 
mary processing requirements for mechanical alloying are to 
provide reasonably long shelf life and good fluidity to allow 
wetting of the bonding materials. Unfortunately, current 
alloy compositions have a short shelf life of only a few hours 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWINGS 
FIG. 1 illustrates interconnecting layers of an integrated 
circuit having a via-hole therein. 
FIG. 2 illustrates the physical location of numerous dif-
ferent via-hole classes within an integrated circuit. 
FIG. 3 is a flow chart that illustrates the method of 
preparing a gallium alloy for filling via-holes, such as the 
via-holes of FIGS. 1 and 2. 
FIG. 4 provides an illustration of a capsule that may be 
used in accordance with the preferred embodiment of the 
invention for purposes of holding melted gallium metal for 
preparation of the gallium alloy of FIG. 3. 
FIG. 5, is a flow chart that illustrates substrate and 
via-hole preparation to provide for microelectronic intercon-
nects. 
FIG. 6 is an example of a Moire fringe pattern derived in 
measuring substrate warpage within an integrated circuit, 
such as the integrated circuit of FIG. 1. 
FIG. 7 illustrates a system that may be used for testing the 
warpage characteristics of a substrate, thereby obtaining the 
Moire fringe pattern of FIG. 6. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
FIG. 1 is a cross-sectional view illustrating interconnect-
ing layers of an integrated circuit 10 having a via-hole 
therein. As illustrated by FIG. 1, an insulating layer 12 is 
located on a substrate layer 14. A via-hole 16 is located 
within the insulating layer 12. A barrier layer 18, is provided 
at ambient temperature before they harden. 
BRIEF SUMMARY OF THE INVENTION 
60 on the insulating layer which separates the via-hole 16 from 
the substrate layer 14. Each of these layers are discussed in 
detail herein below. 
In light of the foregoing, the invention is a system and 
method for providing a gallium alloy based via-hole fill that 
expands during curing, resulting in better bonding to via side 
walls and better yields of throughhole interconnections for 
multi-chip module substrates. 
It should be noted that via-holes may be selected from one 
of several classes. Examples of such classes are, through 
65 via-holes, blind top via-holes, buried via-holes, and blind 
bottom via-holes. FIG. 2 provides an illustration of the 
physical location of these via-hole classes within an inte-
US 6,554,923 B2 
3 4 
(FIG. 4) for amalgamation of the liquid gallium. The par-
ticles may be accurately weighed by using a Mettler Toledo 
AB104 balance to an accuracy of approximately 0.0001 
grams. Preferably, approximately 1.13 grams of copper and 
grated circuit 10 for further clarification. Specifically, a 
via-hole can be totally buried within a board and can connect 
adjacent layers in a vertical direction. This type of via-hole 
is referred to as a buried via-hole 6. The buried via-hole 6 
serves the purpose of connecting horizontal signal lines of 
adjacent layers. A buried via-hole 6 that connects a surface 
layer to one or more internal layers is referred to as a blind 
via-hole 4 or 8. A through via-hole extends completely 
through the thickness of the substrate 2. In addition, it should 
be noted that thermally conductive via-holes, having no 
electrical functions, are oftentimes installed under a micro-
chip to remove heat from the chip to the substrate. 
5 approximately 0.19 grams of nickel are added to the capsule. 
Table 1, shown herein below provides a ratio of the 
amounts of gallium, nickel and copper that are preferred for 
mechanical alloying. It should be noted that the total amount 
of gallium, copper and nickel is limited by the size of the 
FIG. 3 is a flow chart that illustrates the method of 
10 capsule used for holding the mixture of liquid gallium, 
copper and nickel. If the ratio of gallium, nickel, and copper 
is maintained as shown in Table 1, a larger volume of 
gallium, copper and nickel will produce similar results. 
preparing a gallium alloy for filling via-holes, in accordance 
with the preferred embodiment of the invention. With regard 15 
to all flow charts described herein, each block represents a 
module, segment, or portion of code, which comprises one 
20 
TABLE 1 
Materials composition for gallium alloy 
Metals Amount Tolerance Percentage by weight 
Gallium 2.56 g ±1% 65 
Copper 1.13 g ±0.01 g 30 
Nickel 0.19 g ±0.01 g 5 
As shown by block 314, the capsule 350 (FIG. 4), 
or more executable instructions for implementing the speci-
fied logical function(s). It should also be noted that in some 
alternate implementations, the functions noted in the blocks 
may occur out of the order noted. For example, two blocks 
shown in succession may in fact be executed substantially 
concurrently, or the blocks may sometimes be executed in 
the reverse order, depending upon the functionality 
involved. 25 containing the liquid gallium, copper and nickel, is enclosed 
and the contents are mixed. Optionally, the pestle 362 (FIG. 
4) is added for agitation purposes. In accordance with the 
present example, the male portion 356 (FIG. 4) of the 
capsule 350 (FIG. 4) is preferably wrapped with a Teflon 
As shown by block 302, gallium metal is melted. An 
example of a process used for melting the gallium metal is 
placing the metal in a hot plate at approximately 80 degrees 
Celsius, which is well above its melting temperature of 
approximately 30 degrees Celsius. The temperature of the 30 
gallium metal is then stabilized, preferably to approximately 
plus, or minus, 2 degrees Celsius (block 304). Stabilization 
is performed for purposes of preventing solidification of the 
melted gallium metal. As shown by block 306, a capsule, or 
any liquid holding device, is pre-heated, preferably to 35 
approximately 60 to 70 degrees Celsius for purposes of 
holding the melted gallium metal for mixing, as is described 
hereinbelow. 
FIG. 4 provides an illustration of a typical capsule 350 
40 
that may be used in accordance with the preferred embodi-
ment of the invention for purposes of holding the melted 
gallium metal. As shown by FIG. 4, the capsule 350 com-
prises a male portion 352 and a female portion 354, wherein 
the male portion 352 comprises an externally threaded 
45 
portion 356 and the female portion 354 comprises an inter-
nally threaded portion 358. A pestle 362, preferably a Kerr 
pestle, is provided for insertion within the capsule 350 for 
purposes of acting as an agitator when mixing the contents 
of the capsule 350. As known in the art, a pestle may be a 
50 
metallic cylindrical object, or any otherwise shaped object 
that will assist in agitation. 
It should be noted that the capsule 350 illustrated by FIG. 
4 is merely an example of a device that may be used to hold 
the melted gallium metal for mixing purposes. Alternatively, 55 
other holding devices may be used, such as, but not limited 
to, a conventional screw cap bottle that can sustain impact 
during mixing, as described below. 
Returning to the flow chart of FIG. 3, as shown by block 
308, a portion of the melted gallium metal is placed in the 60 
capsule 350 (FIG. 4). In accordance with the preferred 
embodiment of the invention, the portion of gallium metal is 
approximately 2.6 grams. A VWR adjustable liquid pipette 
may be used for distributing proper amounts of the liquid 
gallium to the capsule 350 (FIG. 4). As shown by block 312, 65 
copper and nickel particles, which may be in the form of a 
powder, are then weighed and added into the capsule 350 
tape prior to enclosing of the capsule 350 (FIG. 4) for 
purposes of preventing gallium leakage during mixing. The 
male portion 356 and female portion 358 of the capsule 350 
(FIG. 4) are then screwed together tightly in order to enclose 
the capsule 350 (FIG. 4). An example of a method that may 
be used for mixing the contents of the capsule 350 (FIG. 4) 
is placing the enclosed capsule 350 (FIG. 4) in a Kerr 
Automix. The Automix may be run at approximately 3000 
cpm for approximately 30 seconds, followed by approxi-
mately 30 seconds dwell, and finally approximately 30 
seconds at 3900 cpm. After this high speed mixing, the 
mixture of gallium, nickel and copper (herein after "the 
mixture") is ready for being used to print, as described in 
detail herein below. As known in the art, printing comprises, 
among other procedure, filling via-holes and creating inter-
connects using methods, such as, stencil guidance. 
FIG. 5, is a flow chart that illustrates substrate and 
via-hole preparation to provide for the microelectronic 
interconnects, in accordance with the preferred embodiment 
of the invention. As shown by block 402, via-holes are 
drilled into a stainless steel substrate panel. Preferably, the 
via-holes are laser drilled. In accordance with the preferred 
embodiment of the invention, stainless steel has been 
selected as the substrate material due to its offering of 
numerous advantages over traditional electronic materials 
because of its superior strength-to-weight ratio, flexibility, 
corrosion resistance, cost, and aesthetic appearance. Some 
of these key advantages can be utilized for its application as 
a niche substrate material for multi-chip module-deposited 
(MCM-D) packaging, especially when substrate flexibility is 
desired. One of the key issues for the use of stainless steel 
as a substrate material is the level of warp age it experiences 
during and after thin-film processing. A detailed discussion 
of warpage with reference to stainless steel as a substrate 
material is provided herein below. 
It should be noted, however, that materials other than 
stainless steel may be used as the substrate in accordance 
with the present system and method. The present via filling 
US 6,554,923 B2 
5 
process and materials described may be applied to substrate 
materials such as, but not limited to, metals, ceramics, 
polymers, and composites. 
The stainless steel substrate panel is preferably pre-heated 
to approximately 100 degrees Celsius. In accordance with 5 
the preferred embodiment of the invention, the substrate is 
pre-heated to assist in the deposition of dielectric by a vapor 
deposition process, as explained below. As shown by block 
404, a dielectric material is then deposited on the stainless 
steel panel and around the inside via-hole walls in order to 10 
electrically isolate the via-hole filling material from the body 
6 
approximately sixteen hours using a convection oven. It 
should be noted, however, that the gallium alloy may be 
cured at a wide temperature range varying from room 
temperature to 200 degrees Celcius, thus the alloy is appli-
cable to a wide variety of microelectronic processes and 
substrates such as those compatible with multi-chip module-
laminate (MCM-L) and multi-chip module-deposited 
(MCM-D). The heating and cooling rates are maintained 
approximately 5 degrees Celsius per minute. After cooling 
to below approximately 70 degrees Celsius, the substrate, 
having the gallium alloy therein, is removed from the oven 
to prevent cracking of the dielectric coating. 
As explained herein above, warpage is a major concern in 
relation to substrate usage. Warpage in the board level can 
of the stainless steel substrate. It should be noted that the 
dielectric material of FIG. 5 is the same physical layer as the 
barrier layer 18 of FIG. 1. The dielectric material deposition 
also makes the stainless steel panel surface non-conductive 
so as not to interfere with later installed interconnects. 
Deposition of the dielectric material may be performed via 
methods such as, but not limited to, vapor deposition, spin 
coating, or meniscus coating. 
15 lead to component mis-registration during automated com-
ponent placement and insertion processes. Many methods of 
measuring warpage exist. The Shadow Moire technique is 
used for measuring thermally induced warpage. This tech-
nique demonstrates the desirable qualities of using stainless 
An example of a dielectric material that may be used in 
accordance with the preferred embodiment of the invention 
20 steel as the substrate in accordance with the preferred 
embodiment of the invention. This non-contact, full field 
measurement method generates a Moire pattern, which is a 
fringe pattern that represents a "contour map" of the surface 
of the stainless steel. 
is Parylene N, made by Specialty Coating Systems. As 
known in the art, the use of material such as Parylene N 
prevents fabrication problems such as, but not limited to, 
pinholes, edging, bridging and gapping, thermal or mechani- 25 
cal stress, particle instability, and voids. In accordance with 
an alternate embodiment of the invention, both sides of the 
substrate may be coated by the dielectric material, thereby 
reducing the warp age of the flexible substrates in their initial 
state and also during subsequent high temperature processes. 30 
It should be noted that the dielectric material is not intended 
to be limited to polymers as described herein. Other insu-
lating materials may include, but are not limited to, silicon 
dioxide or silicon nitride. 
FIG. 6 represents an example of a Moire fringe pattern. As 
shown by FIG. 6, the Moire pattern is a visual pattern oflight 
and dark regions produced by the superposition of two 
regular motifs that geometrically interfere. A Moire pattern 
appears when warpage, or surface curvature, is present. A 
number of fringes are illustrated by FIG. 6 which are 
produced by the interference of reflected light, as illustrated 
Gallium alloys are mechanically alloyed mixtures of a 
liquid metal and metallic powders, formed at room tempera-
ture. A significant advantage of gallium alloys is that liquid 
gallium can wet most metallic and oxide surfaces found in 
microelectronic applications and can inherently form elec-
40 
trical contact. Further, bulk gallium alloy materials are 
mechanically stronger than standard solder alloys. In 
general, gallium alloys can be thought of as "metallic 
adhesives" since these alloys can be processed similar to 
organic adhesives. However, upon curing they have electri-
45 
cal and thermal properties comparable to solder, making 
them ideal for interconnect materials. As an added benefit, 
the gallium alloy expands with time of curing, as opposed to 
shrinking, which is a characteristic of other via-hole fillers 
such as solder and polymer-based paints. 
in FIG. 7. Change in surface height between any two 
adjacent fringes is given as the reciprocal of grating density. 
Observed patterns are accurately translated into specimen 
35 out-of-plane displacement through mathematical computer 
analysis. The following provides an example of how 
warpage characteristics of stainless steel may be tested, 
thereby confirming the beneficial characteristics of using 
stainless steel as a substrate. 
FIG. 7 illustrates a system that may be used for testing the 
warpage characteristics of a substrate, such as, but not 
limited to, stainless steel. Set up for testing warpage of the 
stainless steel specimen 502 begins by horizontally support-
ing the specimen 502. Support of the specimen 502 may be 
provided with, for example, a support rail 504. A reference 
grating 506, or Ranchi Ruling, is suspended directly above 
the specimen 502. The reference grating 506 is preferably a 
fiat, thin glass such that equally spaced parallel solid lines 
50 
are etched into one side. A light source 508 is directed onto 
the specimen 502 through the reference grating 506 at angle 
a as the Moire pattern is observed by a camera 512 at angle 
~· The out-of-plane displacement relationship is given as: 
As shown by block 406, the mixture, or gallium alloy, is 
then transferred to the substrate panel in preparation for 
via-hole filling. Via-hole filling is then performed by filling 
via-holes with the gallium alloy (block 408). Via-hole filling 
may be performed via use of a rubber squeeze. After 55 
via-hole filling has been completed, additional material is 
removed from the substrate (block 412). One example of a 
method that may be used to remove the excess gallium alloy 
is the use of a rubber squeegee. As shown by block 414, a 
final wash of the substrate panel is then performed to assure 60 
that the via-holes are electrically isolated. Preferably, the 
final cleaning is performed by using a warm 10% HCL 
solution in deionized water, after which the surface of the 
substrate is wiped off. 
The substrate, having the gallium alloy filled via-holes 65 
therein, is then cured (block 346). Preferably, curing is 
performed at approximately 130 degrees Celsius for 
w~(Np)/(tan a+tan 13) (1) 
Where: 
a=angle of the light source with respect to the normal of 
the test specimen 
~=angle of the camera with respect to the normal of the 
test specimen 
N=fringe order or fringe count at the corresponding point 
P=grating line pitch 
w=out-of-plane displacement in inches at the Nth fringe 
order 
Warpage measurement resolution is a direct function of 
reference grating line spacing or density (given as lines-per-
US 6,554,923 B2 
7 
inch, lpi), where larger lpi yields finer resolution. A grating 
shadow, which distorts in the presence of surface warpage, 
8 
embodiment(s) of the invention without departing substan-
tially from the spirit and principles of the invention. All such 
modifications and variations are intended to be included is produced on the specimen 502 when a collimated light 
source 508 is directed through the reference grating 506. 
Thus, a perfectly fiat specimen parallel to the plane of the 
grating 506 will not yield a Moire pattern. A Moire pattern 
appears when surface curvature (warp age) is present. 
Change in surface height between any two adjacent fringes 
herein within the scope of this disclosure and the present 
5 invention and protected by the following claims. 
is given as the reciprocal of the grating density. Observed 
patterns are preferably translated into specimen out-of-plane 10 
displacement through mathematical computer analysis. 
One precise method of using Moire fringe patterns for 
displacement measurement is known as the phase-stepping 
technique. When the change in distance between the grating 
506 and specimen 502 is a whole multiple of the grating 15 
resolution, a fringe pattern "repeats" itself, and has shifted 
one complete fringe. Phase stepping involves analyzing 
several fringe patterns, produced when the grating 506 is 
translated a fraction of the resolution height. This process 
significantly improves measurement sensitivity and inher- 20 
ently describes warpage direction. 
It should be noted that warpage can be measured by a 
wide variety of other techniques. Such techniques may 
include, but are not limited to, indicator gauge, shims, 
Twyman Green, laser profilometry, and holography. It 25 
should also be noted that the gallium alloy may be used for 
thin film process on related multi-chip module-laminate 
(MCM-L) substrates, as well as MCM-D substrates. 
In accordance with an alternate embodiment of the 
invention, the vias filled with gallium alloy can be plated 30 
with copper in an electroless plating bath. This can be 
employed to planarize the via surface in order to avoid 
mis-registration of vias when the via-filled substrates are 
used in the multi-layer build-up process. The parylene 
coating remains unaffected by the chemicals in the plating 35 
bath. 
In summary, the combined usage of a gallium-based 
metallic alloy for filling via-holes, and for printing inter-
connect lines on board surfaces, with the use of stainless 
steel as a substrate, provides an ideal microelectronic circuit 40 
platform that comprises minimal warping and better yields 
What is claimed is: 
1. A method of providing via-hole fills for microelectronic 
interconnections, comprising the steps of: 
melting a portion of gallium metal; 
mixing said melted gallium metal with a portion of nickel 
and a portion of copper to amalgamize said melted 
gallium metal, thereby creating a gallium alloy; 
drilling at least one via-hole within a stainless steel 
substrate; 
depositing a dielectric material on said substrate, includ-
ing inside said via-hole; 
transferring said gallium alloy to said substrate to prepare 
for filling said via-hole; 
filling said via hole with said gallium alloy; and 
curing said substrate, having said gallium alloy filled 
via-hole therein. 
2. The method of claim 1, wherein said portion of gallium 
metal is approximately 2.6 grams, said portion of copper is 
approximately 1.13 grams, and said portion of nickel is 
approximately 0.19 grams. 
3. The method of claim 1, wherein said portion of copper 
and said portion of nickel is a powder. 
4. The method of claim 1, wherein said via-hole is laser 
drilled to approximately 0.01 inches in depth. 
5. The method of claim 1, further comprising the step of 
plating said filled via-hole with copper in an electroless 
plating solution. 
6. The method of claim 1, further comprising the step of 
washing said substrate to assure that via-holes are electri-
cally isolated. 
7. The method of claim 6, wherein said step of washing 
is performed by using a warm 10% HCL solution in deion-
ized water. 
8. The method of claim 1, wherein said curing step is 
performed at approximately 130 degrees Celsius for 
approximately sixteen hours within a convection oven. of through hole interconnections for multi-chip module 
substrates. 
It should be emphasized that the above-described embodi-
ments of the present invention, particularly, any "preferred" 
embodiments, are merely possible examples of 
implementations, merely set forth for a clear understanding 
9. The method of claim 1, wherein said curing step is 
performed within the temperature range of room tempera-
45 ture to approximately 200 degrees Celsius. 
of the principles of the invention. Many variations and 
modifications may be made to the above-described 
10. The method of claim 1, further comprising the step of 
printing interconnect lines with said gallium alloy. 
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